Coherent semaphore instructions

There are two instructions for semaphore operations in coherent memory:

The load implies that the semaphore variable memory line is loaded into the processor data cache.

	NOTE: V-Class systems require the accelerated cache hint bit be set, because the LDCW instruction without it set is a fetch and clear operation and does not use the data cache. See “Accelerated cache coherence”.